International Scientific Journal

Authors of this Paper

External Links


This paper applies the multi-layer graphene nanoribbon as a new prospective filler material for through silicon via to solve the complex heat problems in the 3-D integrated circuits. An equivalent thermal model for 3-D integrated circuits with the MLGNR-based through silicon via is presented in this work, which take lateral heat transfer of through silicon via into account. The experimental results show that the heat transfer performance of MLGNR-based through silicon via is better than the conventional Cu-based through silicon via. Furthermore, it is found that the temperature predicted by the proposed model are in good accordance with the ANSYS simulation, and the maximum relative deviation is less than 4.0%
PAPER REVISED: 2018-10-24
PAPER ACCEPTED: 2018-11-18
CITATION EXPORT: view in browser or download as text file
THERMAL SCIENCE YEAR 2020, VOLUME 24, ISSUE Issue 3, PAGES [2067 - 2075]
  1. Choobineh, L., et al., An Explicit Analytical Model for Rapid Computation of Temperature Field in a Three-dimensional Integrated Circuit (3D IC), Int J Therm Sci, 87 (2015), pp. 103-109
  2. Che,F., et al., Reliability Study of 3D IC Packaging Based on Through-Silicon Interposer (TSI) and Silicon-less Interconnection Technology (SLIT) Using Finite Element Analysis, Microelectronics Reliability, 61 (2016), pp. 64-70
  3. Cheng, H., et al., Heat Dissipation Assessment of Through Silicon Via (TSV)-based 3D IC, Microelectronics Reliability, 59 (2016), pp. 84-94
  4. Shin, Y., et al., Thermal Assessment of Copper Through Silicon Via in 3D IC, Microelectronic Engineering, 156 (2016), pp. 2-5
  5. Hsu, P., et al., Stacking Signal TSV for Thermal Dissipation in Global Routing for 3-D IC, IEEE Trans. Comput Aid D, 33 (2014), pp. 1031-1042
  6. Dang, B., et al., Integrated Microfluidic Cooling and Interconnects for 2D and 3D Chips, IEEE Trans. Adv Packaging, 33 (2010), 1, pp. 79-87
  7. Wang, K. J., et al., Integrated microchannel cooling in a three dimensional integrated circuit: A thermal management, Thermal Science, 20 (2016), 3, pp. 899 -902
  8. Tan, Y., et al., Electromigration Performance of Through Silicon Via (TSV) - A modeling Approach, Microelectronics Reliability, 50 (2010), pp. 1336-1340
  9. Katti, G., et al., Electrical Modeling and Characterization of Through Silicon via for Three-Dimensional ICs, IEEE Trans. on Elec Dev, 57 (2009), pp. 256-262
  10. Qian, L., et al., Study of Crosstalk Effect on the Propagation Characteristics of Coupled MLGNR Interconnects, IEEE Trans. on Nano, 15 (2016), pp. 810-819
  11. Agrawal, Y., et al., A Novel Unified Model for Copper and MLGNR Interconnects Using Voltage- and Current-Mode Signaling Schemes, IEEE Trans. on Elec Comp, 59 (2017), pp. 217-227
  12. Balandin, A., et al., Superior Thermal Conductivity of Single-layer Graphene, Nano Letters, 8 (2008), pp. 902-907
  13. Naeemi, A., et al., Compact Physics-Based Circuit Models for Graphene Nanoribbon Interconnects, IEEE Trans. on Elec Dev, 56 (2009), pp. 1822-1833
  14. Hossain, A., et al., Thermal aware Graphene Based Through Silicon Via Design for 3D IC, 3D Systems Integration Conference (3DIC), 2013 IEEE International, (2013), pp. 1-4
  15. Goswami, D., et al., Performance Analysis of Graphene Nanoribbon based Vertical Interconnects-Through Silicon Vias, Computer, Electrical & Communication Engineering (ICCECE), 2016 International Conference on, (2016), pp. 1-4
  16. Kumar, V., et al., Graphene Based On-Chip Interconnects and TSVs: Prospects and Challenges, IEEE Nanotechnology Magazine, 8 (2014), pp. 14-20
  17. Liu, Z., et al., Compact Lateral Thermal Resistance Model of TSVs for Fast Finite-Difference Based Thermal Analysis of 3-D Stacked ICs, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst, 33 (2014), pp. 1490-1502
  18. Wang, K. J., et al., An Analytical Model for Steady-state and Transient Temperature Fields in 3-D Integrated Circuits, IEEE Trans. Compon., Packag., Manuf. Technol, 6 (2016), 7, pp. 1028-1041
  19. Wang, K. J., et al., An analytical thermal model for three-dimensional integrated circuits with integrated micro-channel cooling, Thermal Science, 21 (2017), 4, pp. 1601-1606

© 2024 Society of Thermal Engineers of Serbia. Published by the Vinča Institute of Nuclear Sciences, National Institute of the Republic of Serbia, Belgrade, Serbia. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial-NoDerivs 4.0 International licence