THERMAL SCIENCE

International Scientific Journal

Authors of this Paper

External Links

AN EQUIVALENT THERMAL CONDUCTIVITY MODEL OF THROUGH SILICON VIA ARRAYS FOR THERMAL ANALYSIS IN 3-D INTEGRATED CIRCUITS

ABSTRACT
As the CMOS technology continuously scales down into the deep submicron regime and approaches the physical limits of minimization, Moore's Law is hindered. The proposed 3-D integrated circuit technology based on through silicon via brings hope. Although 3-D integrated circuits bring many advantages over 2-D integrated circuits, the thermal management challenges still need to be addressed effectively. The through silicon via carry signals while facilitating the thermal transfer of stacked chips due to their high thermal conductivity and offer a potential thermal management solution for 3-D integrated circuits. The through silicon via are structured in arrays to significantly improve heat dissipation. This paper proposes a cellular array structure that offers better heat dissipation capabilities compared to conventional rectangular arrays. First, the through silicon via cellular arrangement is described. Secondly, a method for modelling the equivalent thermal conductivity of through silicon via arrays is proposed. Finally, the excellent performance of the cellular structure on thermal conductivity is verified by a comparative analysis of the thermal characteristics of the through silicon via array in the COM-SOL system using finite element method. The results presented in this paper are beneficial for designers to optimize the through silicon via array arrangement and predict the thermal performance of through silicon via arrays. In addition, it pro-vides a reference for 3-D integrated circuit reliability design.
KEYWORDS
PAPER SUBMITTED: 2023-09-19
PAPER REVISED: 2024-04-01
PAPER ACCEPTED: 2024-04-19
PUBLISHED ONLINE: 2024-06-22
DOI REFERENCE: https://doi.org/10.2298/TSCI230919129X
CITATION EXPORT: view in browser or download as text file
THERMAL SCIENCE YEAR 2024, VOLUME 28, ISSUE Issue 5, PAGES [4081 - 4088]
REFERENCES
  1. Wang, K. J., Pan, Z. L., An Analytical Model for Steady-State and Transient Temperature Fields in 3-D Integrated Circuits, IEEE Trans. Packag., Manuf. Technol., 6 (2016), 7, pp. 1026-1039
  2. Wang, X., et al., Modifying the Thermal Conductivity of Small Molecule Organic Semiconductor Thin Films with Metal Nanoparticles, Sci. Rep. 5 (2015), 16095
  3. Shen, W. W., Chen, K. N., Three Dimensional Integrated Circuit (3D IC) Key Technology: Through Sil-icon Via (TSV), Nanoscale Research Letters, 12 (2017), 1, pp. 56-60
  4. Van der Plas, G., et al., Design Issues and Considerations for Low-cost 3-D TSV IC Technology, IEEE Jourrnal of Solid- State Circuits, 46 (2011), 1, pp. 293-307
  5. Tianming, N., et al., Architecture of Cobweb-Based Redundant TSV for Clustered Faults, IEEE Transac-tions on very large scale integration (VLSI) systems, 28 (2020), 7, pp. 1736-1739
  6. Ansari, D., Kim, K.-Y., Hotspot Management Using a Hybrid Heat Sink with Stepped Pin-Fins, Numer. Heat Tran., Part A: Applications, 75 (2019), 6, pp. 359-380
  7. He, Z., et al., Combustion Characteristics and Thermal Enhancement of Premixed Hydrogen/Air in Micro Combustor with Pin Fin Arrays, Int. J. Hydrogen Energy, 45 (2020), 7, pp. 5014-5027
  8. Kandlikar, S. G., Review and Projections of Integrated Cooling Systems for Three-Dimensional Integrated Circuits, J. Electron. Packag., 136 (2014), 2, 024001
  9. Pietrak, K., Wisniewski, T. S., A Review of Models for Effective Thermal Conductivity of Composite Materials, J. Power Technol., 95 (2015), 1, pp. 14-24
  10. Xie, B., Swaminathan M., FDFD Modeling of Signal Paths with TSV in Silicon Interposer, IEEE Trans-actions on Components, Packaging and Manufacturing Technology, 4 (2014), 4, pp. 708-717
  11. Lu, T., Srivastava A., Modeling and Layout Optimization for Tapered TSV, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 23 (2015), 12, pp. 3129-3132
  12. Zhao, W. S., et al., Electrothermal Modeling of Coaxial through Silicon Via (TSV) for Three-Dimensional IC, Proceedings, IEEE Electrical Design of Advanced Package & Systems Symposium, Singapore, 2010
  13. Xu, X. L., et al., Modeling of a Pair of Annular through Silicon Vias (TSV), Proceedings, Electrical De-sign of Advanced Packaging & Systems Symposium, Singapore, 2011
  14. Park, M., et al., Evaluation of Si Liquid Cooling Structure with Micro-Channel and TSV for 3D Applica-tion, Microsyst Technol, 23 (2017), 5, pp. 2609-2614
  15. Qian, L., Zhu, Z., Analytical Heat Transfer Model for Three-Dimensional Integrated Circuits Incorporat-ing Through Silicon Via Effect (retracted), Micro & Nano Letter, 7 (2012), 9, pp. 994-996
  16. Xu, P., et al., Thermal Model for 3-D Integrated Circuits with Integrated Mlgnr-Based, Thermal Science, 24 (2020), 3B, pp. 2067-2075
  17. Zhang, C. B., Li, L. J., Characterization and Design of Through-Silicon Via Arrays in Three-Dimensional IC Based on Thermomechanical Modeling, IEEE Transactions on Electron Devices, 58 (2011), 2, pp. 279-287
  18. H, L. G., et al., A Method to Alleviate Hot Spot Problem in 3D IC, Microelectronic Engineering, 190 (2018), 15, pp. 19-27
  19. Hou, L., et al., A Novel Thermal-Aware Structure of TSV Cluster in 3D IC, Microelectron. Engin., 153 (2016), Mar., pp. 110-116
  20. Ren, Z. Q., et al., TSV Integrated Thermoelectric Cooling by Holey Silicon for Hot Spot Thermal Man-agement, Nanotechnology, 30 (2019), 3, 035201
  21. Chen, Y., et al., Through Silicon Via aware Design Planning for Thermally Efficient 3-D Integrated Cir-cuits, IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., 32 (2013), 9, pp. 1335-1346

© 2024 Society of Thermal Engineers of Serbia. Published by the Vinča Institute of Nuclear Sciences, National Institute of the Republic of Serbia, Belgrade, Serbia. This article is an open access article distributed under the terms and conditions of the Creative Commons Attribution-NonCommercial-NoDerivs 4.0 International licence